/* Verilog module instantiation template generated by SCUBA Diamond_2.2_Production (99) */
/* Module Version: 5.4 */
/* Sun Jul 07 18:03:14 2013 */

/* parameterized module instance */
pll_reset __ (.CLKI( ), .CLKOP( ), .LOCK( ));