[Device]
Family=machxo2
PartType=LCMXO2-7000HC
PartName=LCMXO2-7000HC-4TG144C
SpeedGrade=4
Package=TQFP144
OperatingCondition=COM
Status=S

[IP]
VendorName=Lattice Semiconductor Corporation
CoreType=LPM
CoreStatus=Demo
CoreName=PLL
CoreRevision=5.4
ModuleName=pll1
SourceFormat=Verilog HDL
ParameterFileVersion=1.0
Date=01/23/2014
Time=15:32:32

[Parameters]
Verilog=1
VHDL=0
EDIF=1
Destination=Synplicity
Expression=None
Order=None
IO=0
mode=Frequency
CLKI=20
CLKI_DIV=1
BW=1.910
VCO=600.000
fb_mode=CLKOP
CLKFB_DIV=5
FRACN_ENABLE=0
FRACN_DIV=0
DynamicPhase=STATIC
ClkEnable=0
Standby=0
Enable_sel=0
PLLRst=0
PLLMRst=0
ClkOS2Rst=0
ClkOS3Rst=0
LockSig=1
LockStk=0
WBProt=0
OPBypass=0
OPUseDiv=0
CLKOP_DIV=6
FREQ_PIN_CLKOP=100
OP_Tol=0.0
CLKOP_AFREQ=100.000000
CLKOP_PHASEADJ=0
CLKOP_TRIM_POL=Rising
CLKOP_TRIM_DELAY=0
EnCLKOS=1
OSBypass=0
OSUseDiv=0
CLKOS_DIV=15
FREQ_PIN_CLKOS=40
OS_Tol=0.0
CLKOS_AFREQ=40.000000
CLKOS_PHASEADJ=0
CLKOS_TRIM_POL=Rising
CLKOS_TRIM_DELAY=0
EnCLKOS2=1
OS2Bypass=0
OS2UseDiv=0
CLKOS2_DIV=30
FREQ_PIN_CLKOS2=20
OS2_Tol=0.0
CLKOS2_AFREQ=20.000000
CLKOS2_PHASEADJ=0
EnCLKOS3=1
OS3Bypass=0
OS3UseDiv=0
CLKOS3_DIV=18
FREQ_PIN_CLKOS3=33.3333
OS3_Tol=10.0
CLKOS3_AFREQ=33.333333
CLKOS3_PHASEADJ=0