
32 MByte QSPI Flash
MX25L25735E
U3
+3.3V Linear Regulator
MCP1802
VR1
FB1
600R/.5A
Clock
XO1
ABRACON_ASDMB
Reset
MCP130
U4
Status
D1_BLUE
D1_RED
Level Translation
CBTD16211N
U6
U7
LCMXO2-7000HC
U1_BANK2
U1_BANK0
U1_BANK3
U1_BANK1
6864 LUT / 234 Kbit EBR - FPGA
ISSI_42S16160D
U2
16Meg x 16 SDR SDRAM
Silicon Labs 8051 MCU
C8051F980
U5
Expansion
HDR_2X8
J1
J2
J3
J4
MachXO2 Mezzanine Module
TITLE: MachXO2_MezzMod
Document Number:
REV: P1
Date: 10/18/2012 10:08:31 PM
Sheet: 1/1